

**seeq****52B13/52B13H****E2****16K Electrically Erasable ROM**

PRELIMINARY DATA SHEET

August 1984

**Features**


- **Input Latches**
- **TTL Byte Erase/Byte Write**
- **1 ms (52B13H) or 9 ms Byte Erase/Byte Write**
- **Power Up/Down Protection**
- **10,000 Erase/Write Cycles per Byte**
- **5V ± 10% Operation**
- **Fast Read Access Time — 200 ns**
- **Infinite Number of Read-Cycles**
- **Chip Erase and Byte Erase**
- **DiTrace™**
- **JEDEC Approved Byte Wide Memory Pinout**

**Description**


SEEQ's 52B13 and 52B13H are 2048 x 8 bit, 5 volt electrically erasable, read only memories (E<sup>2</sup>ROM) with input latches on all address, data and control (chip and output enable) lines. Data is latched and electrically written by either a TTL or a 21V (52B13 only) pulse on the Write Enable pin. Once written, which requires under 10ms, there is no limit to the number of times data may be read. Both byte and chip erase modes are available. The erasure time in either mode is under 10 ms, and each byte may be erased and written up to 10,000 times. They are direct pin-for-pin replacement for SEEQ's 5213.

The 52B13 and 52B13H are ideal for applications that require a non-volatile memory with in-system write and erase capability. Dynamic reconfiguration (the alteration of operating software in real-time) is made possible by this device. Applications for the 52B13 and 52B13H will be found in military avionics systems, programmable character generators, self-calibrating instruments/

(continued on page 2)

**Block Diagram****Pin Configuration**

52B13/52B13H

**Pin Names**

A <sub>10</sub> -A <sub>0</sub>	ADDRESSES
CE	CHIP ENABLE
OE	OUTPUT ENABLE
WE	WRITE ENABLE
I/O	DATA INPUT-WRITE OR ERASE DATA OUTPUT-READ

**52B13/52B13H**

PRELIMINARY DATA SHEET

machines, programmable industrial controllers, and an assortment of other systems. Designing the 52B13 and 52B13H into eight and sixteen bit microprocessor systems is also simplified by utilizing the fast access time with zero wait states. The addition of the latches on all data, address and control inputs reduces the overhead on the system controller by eliminating the need for the controller to maintain these signals. This reduces I/O count on the board and improves the system performance. Extended temperature and military grade versions are available.

**Device Operation**

SEEQ's 52B13 and 52B13H have six modes of operation (see Table 1) and except for the chip erase mode they require only TTL inputs to operate these modes.

To write into a particular location of the 52B13 or 52B13H, that byte must first be erased. A memory location is erased by presenting the 52B13 or 52B13H with Chip Enable at a TTL low while Output Enable is at TTL high, and TTL highs (logical 1s) are being presented to all the I/O lines. These levels are latched and the data written when write enable is brought to a TTL low level. The erase operation requires under 10 ms. A write operation is the same as an erase except true data is presented to the I/O lines. The 52B13H performs the same as the 52B13 except that the device operates at 5 volts only and the byte erase/byte write time has been enhanced to 1 ms.

The 52B13 is compatible to prior generation E<sup>2</sup>ROMs which required a high voltage signal for writing and erasing. In the 52B13 there is an internal dual level detection circuit which allows either a TTL low or 21V signal (52B13 only) to be applied to WE to execute an erase or write operation. The 52B13 specifies no restriction on the rising edge of WE.

Table 1. Mode Selection ( $V_{CC} = 5V \pm 10\%$ )

Mode	PIN	CE (18)	OE (20)	WE (21)	I/O (9-11, 13-17)
Read <sup>1</sup>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Dout
Standby <sup>1</sup>	V <sub>IH</sub>	Don't Care	V <sub>IH</sub>	V <sub>IH</sub>	High Z
Byte Erase <sup>2</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Din - V <sub>IH</sub>
Byte Write <sup>2</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Din
Chip Erase <sup>2</sup>	V <sub>IL</sub>	VOE	V <sub>IL</sub>	V <sub>IL</sub>	Din = V <sub>IH</sub>
Write/Erase Inhibit	V <sub>IH</sub>	Don't Care	Don't Care	Don't Care	High Z

## Notes:

1. WE may be logic V<sub>IL</sub> to 21V in the read and standby mode.

2. WE may be 5V TTL, WE Mode or from 10V to 22V (High Voltage WE Model in the byte erase, byte write, or chip erase mode of the 52B13).

For certain applications, the user may wish to erase the entire memory. A chip erase is performed in the same manner as a byte erase except that Output Enable is between 14V and 22V. All 2K bytes are erased in under 10 ms.

A characteristic of all E<sup>2</sup>ROMs is that the total number of write and erase cycles is not unlimited. The 52B13 and 52B13H have been designed for applications requiring up to 10,000 write and erase cycles per byte. The write and erase cycling characteristic is completely byte independent. Adjacent bytes are not affected during write/erase cycling.

After the device is written, data is read by applying a TTL high to WE, enabling the chip, and enabling the outputs. Data is available t<sub>CE</sub> time after Chip Enable is applied or t<sub>ACC</sub> time from the addresses. System power may be reduced by placing the 52B13 or 52B13H into a standby mode. Raising Chip Enable to a TTL high will reduce the power consumption by over 60%.

**DiTrace™**

SEEQ's family of E<sup>2</sup>ROMs incorporate a DiTrace™ field. The DiTrace™ feature is a method for storing production flow information to wafer level in an extra column of E<sup>2</sup>ROM cells. As each major manufacturing operation is performed the DiTrace™ field is automatically updated to reflect the results of that step. These features establish manufacturing operation traceability of the packaged device back to the wafer level. Contact SEEQ for additional information on these features.

52B13/52B13H

**PRELIMINARY DATA SHEET**

### **52B13/52B13H Specification Differences**

Except for the functional differences noted here, the 52B13 and 52B13H operate to the same specifications including the T15\_W\_E move.

Symbol	Function/Parameter	52B10		52B13H		Units
		Min.	Max.	Min.	Max.	
tWP	Write Enable Pulse Width					
	Byte Write/Erase	9	70	1	10	ns
	Chip Erase	9	70	9	20	ms
V <sub>WE</sub>	WE Write/Erase Voltage					
	High Voltage Mode	15	22	Not Applicable		V


### *Power Up/Down Considerations*

*SEEQ's "32B" E<sup>2</sup> family has internal circuitry to minimize false erase or write during system V<sub>CC</sub> power up or down. This circuitry prevents writing or erasing under any one of the following conditions:*


1.  $V_{CG}$  is less than 3 V
  2. A negative Write Enable transition has not occurred when  $V_{CG}$  is between 3 V and 5 V.

Writing will also be prevented if  $\overline{CF}$  or  $\overline{OE}$  are in a logical state other than that specified for a byte write in the mode selection table.

#### Typical EEPROM Write/Erase Routine



*Microprocessor Interface Circuit Example for Byte Write/Erase*



**Absolute Maximum Stress Ratings\*****Temperature**

Storage ..... -65°C to +150°C  
 Under Bias ..... -10°C to 180°C

**All Inputs or Outputs with**

**Respect to Ground** ..... +6V to -0.3V  
**WE During Writing/Erasing**  
 with Respect to Ground ..... -22.5V to -0.3V

**Duration of WE Supply at**  
 22V During WE Inhibit ..... 24 Hours

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

52B13-200/-250/-350 52B13H-200/-250/-350	
V <sub>CC</sub> Supply Voltage	5V ± 10%
Temperature Range	0°C to 70°C
Q (Maximum Endurance) <sup>1</sup>	10,000 cycles/byte

**D.C. Operating Characteristics During Read or Write/Erase** (Over the operating V<sub>CC</sub> and temperature range)

Symbol	Parameter	Min.	Nom. <sup>11</sup>	Max.	Unit	Test Conditions
I <sub>IN</sub>	Input Leakage Current			10	µA	V <sub>IN</sub> = V <sub>CC</sub> Max
I <sub>OL</sub>	Output Leakage Current			10	µA	V <sub>OUT</sub> = V <sub>CC</sub> Max
I <sub>WL</sub>	Write Enable Leakage Read Mode			10	µA	WE = V <sub>IL</sub>
	TTL W/E Mode			10	µA	WE = V <sub>IL</sub>
	High Voltage W/E Mode 2			1.5	mA	WE = 22V, CE = V <sub>IL</sub>
	High Voltage W/E Inhibit Mode 2			1.5	mA	WE = 22V, CE = V <sub>IH</sub>
I <sub>CE</sub>	Chip Erase -- TTL Mode			10	µA	WE = V <sub>IL</sub>
	Chip Erase -- High Voltage Mode 2			1.5	mA	WE = 22V
I <sub>ST</sub>	V <sub>CC</sub> Standby Current		15	30	mA	CE = V <sub>IL</sub>
I <sub>ACT</sub>	V <sub>CC</sub> Active Current		50	80	mA	CE = CE = V <sub>IL</sub>
V <sub>L(DC)</sub>	Input Low Voltage (D.C.)	-0.1		0.8	V	
V <sub>L(AC)</sub>	Input Low Voltage (A.C.)	-0.4			V	Time = 10 ns
V <sub>H</sub>	Input High Voltage	2	V <sub>CC</sub> + 1		V	
V <sub>WE</sub>	WE Read Voltage	2	V <sub>CC</sub> + 1		V	
	WE Write/Erase Voltage TTL Mode	-0.1		0.8	V	
	High Voltage Mode 2	-14		22	V	
V <sub>OL</sub>	Output Low Voltage			0.45	V	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -400 µA
V <sub>CE</sub>	CE Chip Erase Voltage	14		22	V	I <sub>CE</sub> = 50 µA

## Notes:

<sup>1</sup> Nominal values are for T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5.0V

<sup>2</sup> Not available for 52B13H

<sup>11</sup> One byte may be written or erased over the temperature and V<sub>CC</sub> range up to the recommended endurance (Q) specification.

**52B13/52B13H**

PRELIMINARY DATA SHEET


**A.C. Operating Characteristics During Read** (Over the operating V<sub>CC</sub> and temperature range)

Symbol	Parameter	Device Number Extension	52B33 52B33H		Unit	Test Conditions
			Min.	Max.		
t <sub>ACC</sub>	Address to Data Value	-200		200	ns	$\bar{CE} = \bar{OE} = V_{IL}$
		-250		250	ns	
		-350		350	ns	
t <sub>CD</sub>	Chip Enable to Data Value	-200		200	ns	$\bar{OE} = V_{IL}$
		-250		250	ns	
		-350		350	ns	
t <sub>OE<sup>(1)</sup></sub>	Output Enable to Data Value	-200	10	80	ns	$\bar{CE} = V_{IL}$
		-250	10	90	ns	
		-350	10	100	ns	
t <sub>OE<sup>(2)</sup></sub>	Output Enable to High Impedance	-200	0	60	ns	$\bar{CE} = V_{IL}$
		-250	0	70	ns	
		-350	0	80	ns	
t <sub>OH</sub>	Output Hold	All	0		ns	$CL = \bar{OL} = V_{IL}$

Capacitance<sup>(3)</sup>, TA = 25°C, f = 1MHz**A.C. Test Conditions**

Symbol	Parameter	Max.	Unit	Conditions
C <sub>IN</sub>	Input Capacitance	10	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	Output Capacitance	10	pF	$V_{OUT} = 0V$
C <sub>V</sub>	Vcc Capacitance	500	pF	$\bar{OE} = \bar{CE} = V_{IH}$
C <sub>VWE</sub>	VWE Capacitance	10	pF	$\bar{OE} = \bar{CE} = V_{IL}$

Output Load: 1 TTL gate and  $C_L = 100 \mu F$   
 Input Rise and Fall Times:  $\leq 20\text{ns}$   
 Input Pulse Levels: 0.45V to 2.4V  
 Timing Measurement Reference Level:  
 Inputs 1V and 2V  
 Outputs 0.8V and 2V

**Read Timing**

Notes:

1. OE may be driven up to one ns after the falling edge of CE without impact on t<sub>CD</sub>.
2. t<sub>OE(1)</sub> is specified from OE to CL, whichever occurs first.
3. This parameter is automatically sampled.

## 52B13/52B13H

PRELIMINARY DATA SHEET


A.C. Operating Characteristics During Write/Erase: Over the operating V<sub>CC</sub> and temperature range.


Symbol	Parameter	Min.	Max.	Units
$t_{S1}$	Cl <sub>l</sub> , Cl <sub>h</sub> or A <sub>N</sub> Setup to WE	-	50	ns
$t_{DS}$	Data Setup to WE	-	0	ns
$t_{H1}$	WE to CE, OE, A <sub>N</sub> or Data Change	-	50	ns
$t_{WF}$	Write Enable, WE, Pulse Width	52013	9	ms
		52B13H	1	ms
$t_{WM2}$	WE to Mode Change	-	50	ns

## Notes:

- After  $t_{H1}$  hold time from WE, the inputs (Cl<sub>l</sub>, Cl<sub>h</sub>, Address and Data) are latched and are "Don't Cares" until  $t_{WF}$ , write recovery time, after the trailing edge of WE.
- The Write Recovery Time,  $t_{WF}$ , is the time after the trailing edge of WE that the latches are open and able to accept the next mode control conditions. Reference Table 1, page 2, for mode control conditions.


## Byte Erase or Byte Write Timing



**Chip Erase Timing****Ordering and Packaging Information****PART NUMBERS**

DG52B13 - 35C

DG52B13H - 35H

**24-LEAD HERMETIC CERDIP  
PACKAGE TYPE D**

DRAWINGS IN INCHES AND MILLIMETERS